## Printed Pages : 4



Note: 1. Attempt all questions.

2. All questions carry marks as shown against them

Attempt any four parts :

- (a) Explain the working of Basic MOSFET current 5 source and current steering circuits.
- (b) Discuss Wilson current mirror and Widlar current source. What are the advantages of Widlar current source over Wilson current mirror?
- (c) Draw the frequency response of IC 741. 5
  Give the upper and lower 3dB frequency of same.
- (d) Define input offset current and input bias current. 5What is CMRR and virtual ground?

1

131501]

1

[ Contd...

- (e) Consider a IC 741 having unity gain bandwidth 5 of 1MHz. What maximum gain you can get for an audio amplifier from same IC?
- (f) Draw the circuit for anti-log amplifier and derive 5 the expression.
- 2 Attempt any four parts :
  - (a) Draw a 4 bit binary weighted D/A converter, find the value of step size if R=10K and  $R_f=1.2K$ . What is the output voltage when all binary inputs are at 5V?
  - (b) Design and implement an inverting Schmitt trigger for use as a zero crossing detector with saturation voltages of  $\pm 15$ V, having hysteresis transition of  $\pm 25$ mV.
  - (c) Design and implement a free running astable multivibrator using timer 555 with free running frequency of 5kHz having duty cycle of 30%.
  - (d) Determine the free running frequency  $f_{out}$  and the lock range  $f_L$ , and the capture range  $f_C$  for PLL 565 having  $R_1=12K$ ,  $C_1=0.001\mu F$ ,  $C_2=10\mu F$ ,  $C_3=0.001\mu F$ ,  $V_{cc}=\pm 10V$ ? Show the graphical representation between lock frequency, capture frequency and free running frequency.

131501]

2

[ Contd...

5

5

5

- (e) A monostable multivibrator is to be used as divide-by-4 network. The frequency of input trigger is 12 kHz. If the value of  $C = 0.05 \mu F$ , what should be value of R?
- (f) Draw the circuit of KHN filter and derive the expression for its voltage gain.
- Attempt any four parts :
  - (a) Sketch a CMOS logic circuit that realizes the 5 function :

 $F_1 = ABC + DEF$  (use only CMOS NOR gate)

- $F_2 = (A+B+C).(D+E+F)$  (use only CMOS NAND gate)
- (b) Design a CMOS full adder circuit with inputs 5A,B, and C and two outputs S and Co.
- (c) Sketch the logic gate symbolic representation 5of SR flip flop using CMOS NAND gates.
- (d) Derive the formula for  $V_{IL}$  and  $V_{IH}$  of CMOS 5 inverter.
- (e) Explain the application of PLL as frequency 5
  multiplier with suitable circuit diagram.
- (f) Explain the types of phase detectors with suitable 5 circuit diagrams and input-output waveforms.

Attempt any two parts :

(a) Explain the generation of square and triangular 10 waveforms from astable multivibrator operation using op amp. Also find expression of the time period for both cases.

131501]

3-1.5

[ Contd...

5

5

- (b) (i) How the humming sound or line frequency 5 noise of 50Hz is filtered out? Design and implement active filter for the same.
  - What do you understand by precision rectifier? Explain the working of half wave precision rectifier.
- (c) Explain the working of dual slope integrating 10ADC with the help of circuit diagram.

Attempt any two parts :

5

(a) Find expression for  $V_0$  in figure 5.1(a).

10

5



## Fig. 5.1(a)

- (b) Design a 2<sup>nd</sup> order Butterworth high pass filter 10 with overall pass band gain of 3 having corner frequency 2kHz. Also find and plot the frequency response at 100Hz, 500Hz, 1000Hz, 1500Hz, 2000Hz, and 5000Hz.
- (c) Design a wide bandpass filter with  $f_L = 500Hz$  10 and  $f_H = 1500Hz$  and pass band gain of 5, draw frequency response of the filter and find value of Q?

131501]