



Printed Pages : 4

TCS-802

(Following Paper ID and Roll No. to be filled in your Answer Book)

**PAPER ID : 0148**

Roll No.

## B. Tech.

### (SEM. VIII) EXAMINATION, 2007-08 ADVANCE COMPUTER ARCHITECTURE

Time : 3 Hours]

[Total Marks : 100

- Notes :**
- (1) Attempt **all** questions.
  - (2) All question carry **equal** marks.
  - (3) Be precise in your answer.
  - (4) No second Answer book will be provided.

1 Attempt any **two** parts of the following :

- (a) Explain how instruction set, compiler technology, CPU implementation and control and memory hierarchy affect the CPU performance and justify the effects in term of program length, clock rate and effective CPI.
- (b) Distinguish between the following :
  - (i) Medium-grain and fine-grain multicomputers in their architectures and programming requirements.
  - (ii) Single threaded and multi-threaded processor architectures.
- (c) Consider a shared bus parallel computer built using 32 bit RISC processors running at 150 MHz with CPI-1. Assume that 15% of the instructions are loads and 10% are stores. Assume 0.95 hit ratio to cache for read and write through caches. The bandwidth of the bus is 2 GB / sec.
  - (i) How many processors can the bus support without getting saturated ?



- (ii) If caches are not there, how many processors can the bus support assuming the main memory is as fast as the cache ?

2 Attempt any **two** parts of the following :

- (a) Discuss data and resource dependences to exploit implicit parallelism in the program. Analyze the following instructions sequence :

S1 : Load  $R_1$ , 1024 /  $R_1 \leftarrow 1024$  /

S2 : Load  $R_2$ , M(10) /  $R_2 \leftarrow \text{Mem}(10)$  /

S3 : add  $R_1$ ,  $R_2$  /  $R_1 \leftarrow R_1 + R_2$

S4 : store M (1024),  $R_1/\text{Mem}((1024)) \leftarrow (R_1)$

S5 : store M ( $(R_2)$ ), 1024 /  $\text{Mem}(R_2) \leftarrow 1024$  /  
Memory (10) contains 64 initially.

- (i) Draw a dependence graph to show all the dependences.
- (ii) Are there any resource dependences ? If only one copy of functional unit is available in the CPU.
- (b) Explain the cache address mapping techniques. Consider a cache memory ( $M_1$ ) and memory ( $M_2$ ) hierarchy with, the following characteristics :

$M_1$  : 16 k words, 50 ns access time

$M_2$  : 1 m words, 400 ns access time.

Assume 4 words cache blocks and a set size of 256 words with set associative mapping.

- (i) Show the mapping between  $M_2$  and  $M_1$ .
- (ii) Calculate the effective memory access time with a cache hit ratio  $G = 0.95$ .
- (c) Give the block diagram for a pipelined floating point adder. Assume that exponent matching takes 0.1 nsec., mantissa alignment 0.2 nsec., adding mantissas 1.0 nsec and normalizing result 0.2 nsec. What will be the highest clock speed which can be used to drive the adder. If two vectors of 100 components are to be added using this adder what will be the time of addition.



Attempt any **two** parts of the following :

- (a) Consider the five-stage pipelined processor specified by the following reservation table :

	1	2	3	4	5	6
$S_1$	X					X
$S_2$		X			X	
$S_3$			X			
$S_4$				X		
$S_5$		X				X

- (i) List the set of forbidden patencies and the collision vector.
  - (ii) Draw the transition diagram showing all possible initial sequences without causing collision in the pipeline.
  - (iii) Identify simple cycles, greedy cycles and MAL (minimum average latency).
  - (iv) What will be the maximum through put of this pipeline.
- (b) Discuss the superscalar and superpipelined processing. Also estimate the performance of superpipelined superscalar processor of degree  $(m, n)$ .
- (c) Give the difference between a thread, a trace and a process. Also explain how simultaneous multithreading is superior to multithreading (blocked and interleaved). What extra processor resources are required to support simultaneous multithreading ?

Attempt any **two** parts of the following :

- (a) Discuss the matrix multiplication on a Mesh. Give the algorithm that uses  $n \times n$  processors arranged in a mesh configuration. Also find the time complexity of the algorithm.



- (b) Give the PRAM algorithm for solving a first order linear recurrence :

$x_i = a_i x_{i-1} + d_i$  for  $i = 1, 2, \dots, n$ , where the value of  $x_0, a_1, a_2, \dots, a_n$  and  $d_1, d_2, \dots, d_n$  are given. Assume  $x_0 = 0$  and  $a_1 = 0$ .

- (c) Explain the Bidirectional Gaussian elimination for solving a set of linear algebraic equation.

5 Attempt any **two** parts of the following :

- (a) Consider the following double loop ( $L_1$  &  $L_2$ )

$L_1$  : for ( $I = 0; I < 4; I++$ )

{

$L_2$  : for ( $J = 0; J < 4; J++$ )

$S = A [I+1] [J] = B [I] [J] + C [I] [J],$

$T : B [I] [J+1] = A [I] [J+1] + 1$

$U : D (I, J) = B [I] [J-2] - 2$

}

1

- (i) Find the dependence caused by all possible pairs of variables. Identify the type of each dependences and find the its distance and direction vector.
- (ii) Draw the statement and iteration dependence graph for the loop.
- (b) Explain the following terms associated with fast and efficient synchronization schemes on a shared-memory multiprocessor :
- (i) Bersy-wait verses sleep-wait protocols for sole access of a critical section.
- (ii) Lock mechanisms for pre-synchronization to achieve sole access to a critical section.
- (iii) Post - synchronization method.
- (c) Write short notes on any two of the following :
- (i) Combined parallel work-sharing construct
- (ii) Run-time library routines
- (iii) Parallel execution environment routines.

